(Modified) Information Disclosure Statement by Applicant		Attorney Docket No. MP0280 / 13361-0054001	Application No. 10/631,327
		Applicant Eitan Rosen	
(37 CFR §1.98(b))		Filing Date July 30, 2003	Group Art Unit 2116

				July 50, 2005		2110	
U.S. Patent Documents							
Examiner Initial	Desig. ID	Document Number	Publication Date	Patentee	Class	Subclass	Filing Date If Appropriate
	A1	2005/0015560	1/2005	Bae			
	A2	2006/0017480	1/2006	Lin			
	A3	5,418,822	5/1995	Schlachter et al.			
	A4	6,240,043	5/2001	Hanson et al.			
	A5	6,600,681	7/2003	Korger et al.			
	A6	6,785,189	8/2004	Jacobs et al.			
	A7	6,957,399	10/2005	Emberling et al.			
	A8	7,089,509	8/2006	Emberling et al.			
	A9	7,219,269	5/2007	Frisch			
	A10	7,257,036	8/2007	Chang et al.			
	A11	7,345,933	3/2008	Telem et al.			
	A12	2005/0018494	01/2005	Wu et al.			
	A13	2003/0140080	7/2003	Friend et al.			

Foreign Patent Documents or Published Foreign Patent Applications								
Examiner	Desig.	Document	Publication	Country or			Trans	slation
Initial	ID	Number	Date	Patent Office	Class	Subclass	Yes	No
	A14			-				

Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner	Desig.			
Initial	ID	Document		
	A15	Rabaey et al., "Digital Integrated Circuits: a design perspective", 2003, Pearson Education, 2 nd ed. pp. 453-459.		
	A16	Marvell International Ltd.; Discovery LT MIPS System Controller, MV64420; 2004, 2 pages.		
	A17	Micron Technology, Inc.; TN-46-05 General DDR SDRAM Functionality, Technical Note; July 2001; 11 pages.		
	A18	Lattice Semiconductor Corporation; Dedicated DDR Memory Interface Circuitry, Mar. 17, 2005; 2 pages.		

Examiner Signature	Date Considered		
EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with			
next communication to applicant			